Job Search | Job Seekers | EmployersLogin 
  Email this Job   print   

LVS for PDK Design Engineer SILICON VALLEY
Job Location :
San Jose, CA 95119
United States





EDA Careers
San Jose, CA 95119
United States
Employment term : Full Time
Degree : Bachelors
Travel : None
Job level : Senior Level 7+ yrs.
Work Authorization :
  • Authorized to work
  • USA: Citizen
  • USA: Green Card holder
  • USA: TN Permit
  • USA: H-1 Visa Holder
  • LVS for PDK Design Engineer   SILICON VALLEY or NORTHEAST  #4095


    This well respected, Industry-Leading company is in search of a Senior Developer for Join the Process Design Kit (PDK) Team to develop layout-versus-schematic (LVS) verification software. In this role you will develop Mentor’s Calibre code, used to compare schematic and layout values. 


    Primary Responsibilities:

    • As an LVS developer, you develop Calibre LVS code for CMOS technologies including FinFet, FDSOI, and bulk technologies. 
    • You extract the layout using truth table design recognition layers and connectivity information from the design manual, and the Instance Parameter List (IPL) from the model development team. The extracted layout is then compared to the schematic. 
    • Works closely with the parasitic extraction modelers to ensure that both tools work seamlessly together. 
    • Regularly interfaces with design rule developers, process development engineers, device designers, device modelers, Design Rule Checking (DRC) coders, and client technical support engineers. 

    Required Qualifications: 

    ·         Bachelor’s Degree in Electrical Engineering or Computer science

    ·         6+ years of experience  

    ·         Good understanding of device physics and circuit 

    ·         Good understanding of IC circuit design flows 

    ·         3+ years’ experience in Calibre LVS and/or other industry standard LVS tool

    ·         Fluency in English Language - written & verbal 

    Additional Preferred Qualifications: 

    ·         Master's Degree 

    ·         5+ years of experience 

    ·         Knowledge of Calibre PERC language 

    ·         Experience developing automation using scripting like perl, tcl, etc  

    ·         Experience using a GDS layout viewer 

    ·         Good understanding of semiconductor processing 

    Send resume to Apply Here then call 305-598-2222

    EDA Careers Profile:

    EDA-CAREERS is a unique company in the world of recruiting. With over 15 years in recruiting exclusively in the EDA/Semiconductor industry, we pride ourselves on our relationships. We WORK to help find the best fits for our companies and the best opportunities for our candidates. In effect, we become PARTNERS, so that both the candidate and the company process goes smoothly from beginning to end. That is why we have worked with over One Hundred companies in EDA, and placed such a broad array of candidates.  We do it all...R&D, AE's, Sales and Marketing.  We help virtually every level of talent and work Globally.

      Email this Job   print   

    Internet Business Systems © 2017 Internet Business Systems, Inc.
    595 Millich Dr., Suite 216, Campbell, CA 95008
    +1 (408) 850-9235 — Contact Us, or visit our other sites:
    AECCafe - Architectural Design and Engineering EDACafe - Electronic Design Automation GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
      Privacy Policy